A Fast Locking Scheme for PLL Frequency Synthesizers
نویسندگان
چکیده
Frequency synthesizers are used in a large number of time division multiplexed (TDMA) and frequency hopping wireless applications where quickly attaining frequency lock is critical. A new frequency synthesizer is described which employs a scheme for reducing lock time by a factor of two using a conventional phase locked loop architecture. Faster lock is attained by shifting the loop filter’s zero and pole corner frequencies while maintaining the PLL’s gain/phase margin characteristics.
منابع مشابه
A Fast Locking Scheme for PLL Frequency Synrhesizers
Frequency synthesizers are used in a large number of time division multiplexed (TDMA) and frequency hopping wireless applications where quickly attaining frequency lock is critical. A new frequency synthesizer is described which employs a scheme for reducing lock time by a factor of two using a conventional phase locked loop architecture. Faster lock is attained by shifting the loop filter’s ze...
متن کاملISSCC 2004 / SESSION 10 / CELLULAR SYSTEMS AND BUILDING BLOCKS / 10 . 6 10 . 6 A 10 μ s Fast Switching PLL Synthesizer for a GSM / EDGE Base - Station
GSM & EDGE base-stations require synthesizers that can frequency hop over the full 75MHz TX or RX band in < 10us and also have very low phase noise and spurious. To date, these conflicting requirements can only be accomplished using a costly "ping-pong" architecture where one synthesizer is locking to the next desired frequency while the other is active as the LO. The proposed fast switching sy...
متن کاملNonlinear optimized Fast Locking PLLs Using Genetic Algorithm
Abstract— This paper presents a novel approach to obtain fast locking PLL by embedding a nonlinear element in the loop of PLL. The nonlinear element has a general parametric Taylor expansion. Using genetic algorithm (GA) we try to optimize the nonlinear element parameters. Embedding optimized nonlinear element in the loop shows enhancements in speed and stability of PLL. To evaluate the perform...
متن کاملA-New-Closed-form-Mathematical-Approach-to-Achieve Minimum Phase Noise in Frequency Synthesizers
The aim of this paper is to minimize output phase noise for the pure signal synthesis in the frequency synthesizers. For this purpose, first, an exact mathematical model of phase locked loop (PLL) based frequency synthesizer is described and analyzed. Then, an exact closed-form formula in terms of synthesizer bandwidth and total output phase noise is extracted. Based on this formula, the phase ...
متن کاملطراحی PLL دو حلقه ای مبتنی بر آشکارسازی فاز پنجرهای با سرعت قفل بالا، توان مصرفی و اسپور مرجع پایین
In this paper, a dual loop PLL with short locking time, low power consumption and low reference spur is presented. The output frequency and reference frequency of the designed circuit are 3.2 GHz and 50 MHz, respectively, aimed to WiMAX applications. In the proposed circuit in locked state, some parts of the circuit could be powered off, to reduce overall power consumption. Phase detection in t...
متن کامل